# The Microprocessor Unit

CTEC1332 Software Engineering Practices 2023 Fall



nc

# Computer (Review from CTEC1184)

- A computer is a programmable machine designed to sequentially and automatically carry out a sequence of arithmetic or logical operations.
- The particular sequence of operations can be changed readily, allowing the computer to solve more than one kind of problem.



Source: <u>https://en.wikipedia.org/wiki/Computer</u>

#### Microprocessor

- A microprocessor incorporates the functions of a computer's central processing unit (CPU) on a single integrated circuit (IC).
- It is a multi-purpose, programmable device that accepts digital data as input, processes it according to instructions stored in its memory, and provides results as output.

Source: https://en.wikipedia.org/wiki/Transistor\_count



- The **microprocessor unit** (MPU) is classified as a complex, VLSI (very large scale integration) device.
- VLSI refers to the number of component parts that can be packed into the chip.
- In 2020, a microprocessor is comprised of several **billion** such components...

#### MPU



 The microprocessor circuit is attached to the motherboard by a multipin connector socket.

 Often, just the name of the MPU is used to describe the status of a whole computer system – for example, 2.4 GHz i9.



### MPU – Chip Die (colourized)



#### MPU Chip Layout



#### **MPU** Functions

- The MPU's main functions are often summed up as being the "brains" of the computer but the functions are, more specifically,
  - addressing and data transfer,
  - decision making,
  - timing and control,
  - arithmetic and logic operations,

#### **MPU** Functions

- The MPU's main functions are often summed up as being the brains of the computer but the functions are, more specifically,
  - fetching data and instructions from memory,
  - decoding instructions,
  - reporting on computer status,
  - responding to control signals (reset and interrupts) from I/O devices.

# Evolution of the Microprocessor Chip

A brief chronology of microprocessor chip development is

| Year | Make & Model    | Bits | Transistor Count |
|------|-----------------|------|------------------|
| 1971 | Intel 4004      | 4    | 2250             |
| 1978 | Intel 8086      | 16   | 29000            |
| 1979 | Intel 8088      | 16/8 | 29000            |
| 1982 | Intel 80286     | 16   | 134000           |
| 1985 | Intel 80386     | 32   | 275000           |
| 1989 | Intel 80486     | 32   | 1180235          |
| 1992 | DEC Alpha 21064 | 64   | 1680000          |

# Evolution of the Microprocessor Chip

A brief chronology of microprocessor chip development is

| Year | Make & Model            | Bits | Transistor Count |
|------|-------------------------|------|------------------|
| 2003 | AMD K8                  | 64   | 105,900,000      |
| 2004 | Intel Pentium 4         | 32   | 112,000,000      |
| 2006 | Intel Core 2 Duo        | 64   | 291,000,000      |
| 2007 | AMD K10                 | 64   | 463,000,000      |
| 2018 | Qualcomm Snapdragon 8cx | 64   | 8,500,000,000    |
| 2019 | Apple A13               | 64   | 8,500,000,000    |
| 2019 | AMD Ryzen 9 3900X       | 64   | 9,890,000,000    |

# Evolution of the Microprocessor Chip: Present Day (2023)

- Intel: 13<sup>th</sup> Generation: Core i3, i5, i7, i9 (13000 series)
- AMD: Zen 3+, 4: Ryzen 5, 7, 9 (7000 series)
- ARM: Cortex A520/A740/X4
  - Qualcomm Snapdragon 7, 8, 8+; G1/G2/G3X; Microsoft SQ2
  - Apple A16 Bionic, M1 Ultra, M2/M2 Pro/M2 Max/M2 Ultra
  - Exynos (Samsung) 1300 series

#### Moore's Law – The number of transistors on integrated circuit chips (1971-2018)



Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are linked to Moore's law.



Data source: Wikipedia (https://en.wikipedia.org/wiki/Transistor\_count) The data visualization is available at OurWorldinData.org. There you find more visualizations and research on this topic.

Licensed under CC-BY-SA by the author Max Roser.



The MPU contains three buses – address, data and control.

A **bus** is a communication system that transfers data between components inside a computer.

https://en.wikipedia.org/wiki/Bus (computing)



The MPU contains three buses -- address, data and control:

 Address bus. The MPU selects addresses of memory locations and I/O devices and places them on the address bus (one at a time).



The MPU contains three buses -- address, data and control:

2. Data bus. This bidirectional bus is used to transfer information along the microprocessor, memory, and I/O ports.

Many different devices are connected to this bus, but only one at a time is activated by either a chip select or chip enable signal.



The MPU contains three buses -- address, data and control:

**3. Control bus.** Timing and memory control signals, such as address signaling, memory read/write, and other computer-controlled information, are carried by the control bus.

### MPU Architecture – Memory Hierarchy

Storage Device (with programs and data)

Memory 🗭 Processing by CPU 📫

Memory **b** Storage Device



# MPU Architecture – Memory Hierarchy



A *cache* is a small, fast memory located close to the CPU that holds the most recently accessed code or data. When the CPU does not find a data item it needs in the cache, a *cache miss* occurs, and the data is retrieved from main memory and put into the cache.

#### The typical levels in the hierarchy slow down and get larger as we move away from the CPU.

# MPU Architecture – Memory Hierarchy



| Level            | 1         | 2        | 3                | 4                        |
|------------------|-----------|----------|------------------|--------------------------|
| Called           | Registers | Cache    | Main memory      | Disk storage             |
| Typical size     | < 1 kB    | < 1 GB   | 4 GB - 64 GB     | 500 GB – 2 TB            |
| Access time (ns) | 1         | < 10     | > 10             | > 40,000                 |
| Bandwidth (GB/s) | -         | -        | 10-25            | 6                        |
| Managed by       | Compiler  | Hardware | Operating system | Operating<br>system/user |

#### Latency Numbers Every Programmer Should Know

| <ul> <li>Ins</li> <li>L1 cache reference: 1ns</li> </ul> | 100ns =               |
|--|-----------------------|
| Branch mispredict: 3ns                                   | Main memory reference |
| L2 cache reference: 4ns                                  | 1,000ns ≈ 1µs         |
|  |                       |

#### Mutex lock/unlock: 17ns

| 100ns = | •                     |
|---------|-----------------------|
|         |                       |
| _       |                       |
| •       |                       |
| Main me | mory reference: 100ns |
|         |                       |
|         |                       |
| 1,000ns | ≈ 1µs                 |
| -       | -                     |
|         |                       |
|         |                       |

10,000ns ≈ 10µs = ■

Send 2,000 bytes over commodity network: 31ns

SSD random read: 16,000ns  $\approx$  16µs

Read 1,000,000 bytes sequentially from memory: 2,000ns  $\approx$  2µs

Round trip in same datacenter: 500,000ns  $\approx$  500µs

Source: https://colin-scott.github.io/personal website/research/interactive latency.html

#### Latency Numbers Every Programmer Should Know



1,000,000ns = 1ms = **I** 

Read 1,000,000 bytes sequentially from SSD: 39,000ns  $\approx$  39 $\mu s$ 

#### 

Disk seek: 2,000,000ns  $\approx$  2ms

Read 1,000,000 bytes sequentially from disk: 718,000ns  $\approx$  718 $\mu s$ 

|       | 4 | Ŧ |   |   |   |   |  |
|-------|---|---|---|---|---|---|--|
| н     | + | ╇ | ⊢ |   |   |   |  |
| <br>Н | ┿ | ┿ | ⊢ |   |   |   |  |
| H     | ╋ | ╋ | ⊢ | H | H | H |  |
| H     | + | + | Ħ |   |   |   |  |
|       |   | T |   |   |   |   |  |
| Ц     | 4 | + | L |   |   |   |  |
| н     | + | ╇ | ⊢ |   |   |   |  |
| Н     | ┿ | ╋ | ⊢ | H | H |   |  |
| H     | + | ╈ | H |   |   | - |  |
|       |   | T | Г |   |   |   |  |
|       |   |   |   |   |   |   |  |

Packet roundtrip CA to Netherlands: 150,000,000ns  $\approx$  150ms

Source: https://colin-scott.github.io/personal\_website/research/interactive\_latency.html

#### Latency Numbers Every Programmer Should Know

#### If L1 access is a second, then:

L1 cache reference : 0:00:01 Branch mispredict : 0:00:10 L2 cache reference : 0:00:14 Mutex lock/unlock : 0:00:50

Main memory reference : 0:03:20 Compress 1K bytes with Zippy : 1:40:00 Send 1K bytes over 1 Gbps network : 5:33:20 Read 4K randomly from SSD : 3 days, 11:20:00 Read 1 MB sequentially from memory : 5 days, 18:53:20 Round trip within same datacenter : 11 days, 13:46:40 Read 1 MB sequentially from SSD : 23 days, 3:33:20

Disk seek : 231 days, 11:33:20 Read 1 MB sequentially from disk : 462 days, 23:06:40 Send packet CA->Netherlands->CA : 3472 days, 5:20:00

Source: https://gist.github.com/jboner/2841832

## MPU Architecture – Instruction Execution



- If program instructions are to be read from memory, an address is placed on the address bus.
- Next, the memory controller places the requested code on the data bus.
- This allows the code to be available in the inside the code cache.

Source: <u>https://www.allaboutcircuits.com/technical-articles/an-introduction-to-x86-processor-architecture/</u> Retrieved on July 28, 2020

### MPU Architecture – Instruction Execution



- The instruction pointer's value (IP, also known as the "program counter" [PC]) determines which program instruction will execute next.
- The instruction is analyzed by the **instruction decoder**, causing the appropriate digital signals to be sent to the control unit.

Source: <u>https://www.allaboutcircuits.com/technical-articles/an-introduction-to-x86-processor-architecture/</u> Retrieved on July 28, 2020

### MPU Architecture – Instruction Execution



- The control unit (also known as the "controller sequencer") coordinates the ALU ("arithmetic-logic unit") and floating-point unit.
- The control bus is not shown, but it carries various signals the use the system clock to coordinate the transfer of data between the different CPU components.

Source: <u>https://www.allaboutcircuits.com/technical-articles/an-introduction-to-x86-processor-architecture/</u> Retrieved on July 28, 2020

# MPU Architecture – Reading from Memory



- Reading instructions (code) or data from memory uses the processor clock (CLK).
- The clock triggers on a falling edge (change from high to low [1 to 0]).

Source: https://www.allaboutcircuits.com/technical-articles/an-introduction-to-x86-processor-architecture/

# MPU Architecture – Reading from Memory



- 1. The address bits are placed on the address bus (ADDR).
- 2. The read line (**RD**) is set low.
- 3. The CPU waits one cycle to allow the memory controller to place the data on the data bus (DATA).
- 4. The read line goes high, which signals the CPU to read the data.

Source: <u>https://www.allaboutcircuits.com/technical-articles/an-introduction-to-x86-processor-architecture/</u>

Retrieved on July 28, 2020

# Intel/AMD Processor Registers

- The first processor in the **x86** family was the **8086**
- In modern processors, this mode of operation is known as "Real mode" (or "Real-address mode")
- Registers in 8086
  - 4 segment registers (16-bit)
    - CS, DS, SS, ES
  - 8 general-purpose registers (16-bit)
    - AX, BX, CX, DX, SP, BP, SI, DI



https://en.wikipedia.org/wiki/Intel\_8086#Registers\_and\_instructions

| Main registe  | rs            |         |         |                                 |  |  |  |
|---------------|---------------|---------|---------|---------------------------------|--|--|--|
|               | AH            | A       | L       | AX (primary accumulator)        |  |  |  |
|               | BH            | В       | L       | BX (base, accumulator)          |  |  |  |
|               | СН            | С       | L       | CX (counter, accumulator)       |  |  |  |
|               | DH            | D       | L       | DX (accumulator, other function |  |  |  |
| Index registe | ers           |         |         |                                 |  |  |  |
| 0000          | 5             | SI      |         | Source Index                    |  |  |  |
| 0000          | [             | וכ      |         | Destination Index               |  |  |  |
| 0000          | E             | 3P      |         | Base Pointer                    |  |  |  |
| 0000          | S             | \$P     |         | Stack Pointer                   |  |  |  |
| Program cou   | unter         |         |         |                                 |  |  |  |
| 0000          | I             | Р       |         | Instruction Pointer             |  |  |  |
| Segment reg   | jisters       |         |         |                                 |  |  |  |
|               | CS            |         | 0000    | Code Segment                    |  |  |  |
|               | DS            |         | 0000    | Data Segment                    |  |  |  |
|               | ES            |         | 0000    | ExtraSegment                    |  |  |  |
|               | SS            |         | 0000    | Stack Segment                   |  |  |  |
| Status regist | ter           |         |         |                                 |  |  |  |
|               | • • • 0 D I T | S Z - A | - P - C | Flags                           |  |  |  |
|               |               |         |         |                                 |  |  |  |

Intel 8086 registers

1918776543210098765432100 (bit position)

x86 Registers – 8-bit & 16-bit

# x86 Registers – 32-bit

| Intel 80386 registers   |                              |   |                      |  |  |  |  |  |  |  |  |
|---|------------------------------|---|----------------------|--|--|--|--|--|--|--|--|
| 3 <sub>1</sub>  | 1 <sub>5</sub>               | °7 °0   | (bit position)       |  |  |  |  |  |  |  |  |
| Main registers (8/16/32 bits)   |                              |   |                      |  |  |  |  |  |  |  |  |
| EAX   | AX                           | AL  | Accumulator register |  |  |  |  |  |  |  |  |
| EBX   | BX                           | BL  | Base register        |  |  |  |  |  |  |  |  |
| ECX   | СХ                           | CL  | Count register       |  |  |  |  |  |  |  |  |
| EDX   | DX                           | DL  | Data register        |  |  |  |  |  |  |  |  |
| Index registers (16/32 bits)  | Index registers (16/32 bits) |   |                      |  |  |  |  |  |  |  |  |
| ESI   | 5                            | SI  | Source Index         |  |  |  |  |  |  |  |  |
| EDI   | [                            | ы   | Destination Index    |  |  |  |  |  |  |  |  |
| EBP   | B                            | P   | Base Pointer         |  |  |  |  |  |  |  |  |
| ESP   | S                            | P   | Stack Pointer        |  |  |  |  |  |  |  |  |
| Program counter (16/32 bi   | its)                         |   |                      |  |  |  |  |  |  |  |  |
| EIP   | I                            | Р   | Instruction Pointer  |  |  |  |  |  |  |  |  |
| Segment selectors (16 bits  | s)                           |   |                      |  |  |  |  |  |  |  |  |
|   | C                            | s   | Code Segment         |  |  |  |  |  |  |  |  |
|   | D                            | S   | Data Segment         |  |  |  |  |  |  |  |  |
|   | E                            | S   | ExtraSegment         |  |  |  |  |  |  |  |  |
|   | F                            | s   | F Segment            |  |  |  |  |  |  |  |  |
|   | G                            | S   | G Segment            |  |  |  |  |  |  |  |  |
|   | S                            | S   | Stack Segment        |  |  |  |  |  |  |  |  |
| Status register   |                              |   |                      |  |  |  |  |  |  |  |  |
| <sup>1</sup> 7 <sup>1</sup> 6 <sup>1</sup> 5 <sup>1</sup> 4 <sup>1</sup> 3 <sup>1</sup> 2 <sup>1</sup> 1 <sup>1</sup> 0 | 09 08 07 06 05               | 0 <sub>4</sub> 0 <sub>3</sub> 0 <sub>2</sub> 0 <sub>1</sub> 0 | (bit position)       |  |  |  |  |  |  |  |  |
| V R U N IOPL U D  | 11520                        | AUPIC   | Chags                |  |  |  |  |  |  |  |  |

https://en.wikipedia.org/wiki/Intel 80386

# X86-64/ Intel 64/ AMD64 Registers – 64-bit

http://amd-dev.wpengine.netdnacdn.com/wordpress/media/2012/10/24592\_AP M\_v11.pdf



Microprocessor Unit

General-Purpose Registers (GPRs)

#### Basic Execution Environment: Non-64-bit Modes



Source: Intel 64 and IA-32 Architectures Software Developer's Manual, Vol. 1. Intel Corp., May 2020.

#### Basic Execution Environment: Non-64-bit Modes



Source: Intel 64 and IA-32 Architectures Software Developer's Manual, Vol. 1. Intel Corp., May 2020.

#### Basic Execution Environment: 64-bit Mode



Source: Intel 64 and IA-32 Architectures Software Developer's Manual, Vol. 1. Intel Corp., May 2020.

#### Basic Execution Environment: 64-bit Mode



Source: Intel 64 and IA-32 Architectures Software Developer's Manual, Vol. 1. Intel Corp., May 2020.

#### EFLAGS\* in x86

\* RFLAGS is the 64-bit equivalent: Bits 22-63 are reserved

|   |  |                            |  |                    | _                              |                    |    |            |          |           |           |             |             |    |    |        |    |        |                  |        |        | _      |        |        |        | _ |        | _ |        |   | _      |
|---|--|----------------------------|--|--------------------|--------------------------------|--------------------|----|------------|----------|-----------|-----------|-------------|-------------|----|----|--------|----|--------|------------------|--------|--------|--------|--------|--------|--------|---|--------|---|--------|---|--------|
|   | 31   | 30                         | 29   | 28                 | 27                             | 26                 | 25 | 24 2       | 23 2     | 22 2      | 21.2      | 20 1        | 19 1        | 81 | 17 | 16     | 15 | 14     | 13 12            | 11     | 10     | 9      | 8      | 7      | 6      | 5 | 4      | 3 | 2      | 1 | 0      |
|   | 0  | 0                          | 0  | 0                  | 0                              | 0                  | 0  | 0          | 0        | 0         |           | V<br>I<br>P | V<br>I<br>F |    | м  | R<br>F | 0  | N<br>T | I<br>O<br>P<br>L | 0<br>F | D<br>F | I<br>F | T<br>F | S<br>F | Z<br>F | 0 | A<br>F | 0 | P<br>F | 1 | C<br>F |
| X ID Flag (II<br>X Virtual Inte<br>X Virtual Inte<br>X Alignment<br>X Virtual-808<br>X Resume F<br>X Nested Ta<br>X I/O Privileg<br>S Overflow F<br>C Direction F<br>X Interrupt El<br>X Trap Flag (<br>S Sign Flag (<br>S Auxiliary C<br>S Parity Flag<br>S Carry Flag | D)<br>erru<br>Che<br>6 M<br>flag<br>sk (f<br>je Lo<br>flag<br>flag<br>TF)<br>SF)<br>(ZF)<br>arry<br>(PF<br>(CF | pt F ecklod (RT ev(C) (E = | Pe<br>Flag<br>((A<br>(F)-<br>el (<br>(DF))<br>(DF)<br>(DF)<br>(DF)<br>(DF)<br>(DF) |                    | din<br>(VI<br>) -<br>M)<br>(IF | g (<br>F)          |    | P)         |          |           |           |             |             |    |    |        |    |        |                  |        |        |        |        |        |        |   |        |   |        |   |        |
| S Indicates a<br>C Indicates a  | i Sta<br>i Co  | ntu<br>ntr                 | s F<br>rol   | Fla<br>Fl          | g<br>ag                        |                    |    |            |          |           |           |             |             |    |    |        |    |        |                  |        |        |        |        |        |        |   |        |   |        |   |        |
| Reserve<br>Always   | ed bi<br>set f   | it p<br>to                 | oos<br>val   | ri<br>sitie<br>lue | ag<br>on<br>es                 | s. <b>(</b><br>pre | DC | D N<br>ou: | O<br>sly | T L<br>re | JSI<br>ad | E.<br>I.    |             |    |    |        |    |        |                  |        |        |        |        |        |        |   |        |   |        |   |        |

## EFLAGS in x86

#### 3.4.3.1 Status Flags

The status flags (bits 0, 2, 4, 6, 7, and 11) of the EFLAGS register indicate the results of arithmetic instructions, such as the ADD, SUB, MUL, and DIV instructions. The status flag functions are:

| CF (bit 0)  | <b>Carry flag</b> — Set if an arithmetic operation generates a carry or   |
|-------------|---|
|             | a borrow out of the most-significant bit of the result; cleared   |
|             | otherwise. This flag indicates an overflow condition for unsigned-integer arithmetic. It is also used in multiple-precision arithmetic.   |
| PF (bit 2)  | <b>Parity flag</b> — Set if the least-significant byte of the result contains an even number of 1 bits; cleared otherwise.  |
| AF (bit 4)  | <b>Adjust flag</b> — Set if an arithmetic operation generates a carry<br>or a borrow out of bit 3 of the result; cleared otherwise. This flag<br>is used in binary-coded decimal (BCD) arithmetic.  |
| ZF (bit 6)  | Zero flag — Set if the result is zero; cleared otherwise.   |
| SF (bit 7)  | <b>Sign flag</b> — Set equal to the most-significant bit of the result, which is the sign bit of a signed integer. (0 indicates a positive value and 1 indicates a negative value.)   |
| OF (bit 11) | <b>Overflow flag</b> — Set if the integer result is too large a positive<br>number or too small a negative number (excluding the sign-bit)<br>to fit in the destination operand; cleared otherwise. This flag<br>indicates an overflow condition for signed-integer (two's<br>complement) arithmetic. |

- The native tongue of the computer is **binary**.
- In a computer, all words can be interpreted as 8-bit words —as bytes.

$$0000000_2 = 00_{16} = 0_{10}$$
  
11111111\_2 = FF\_{16} = 255\_{10}

 If you were to communicate with the computer directly you would have to use 8-bit binary words as the basic means of telling the machine what to do.

- As humans, it would be difficult for us to communicate where all the alphanumeric characters are just 0 and 1.
- This difficult and lowest-level language is called machine language.
- It is a little easier to use to express a byte (8-bit word) in hexadecimal;
  67 in hex is more easily said and thought of than 01100111 in true binary.
- Because this is one step closer to human language, speaking in hex would be our next higher-level language.

- When we "speak" to the computer, we are really speaking to the microprocessor.
- Its "brain" then takes over and issues timely commands to the rest of the machine necessary to accomplish a given task.
- The act of "speaking" is **programming**, and results in machine code.
- The "issuing of timely commands" is **program execution**, where the MPU interprets the code.

- The designers of a microprocessor provide us with a third higher-level language called **assembly language**.
- It allows use to communicate with the microprocessor using mnemonics, short abbreviations such as ADD, SUB, MUL and DIV, that are more understandable to humans.
- Each microprocessor (or processor family) has a complete set of these, commonly referred to as the assembly language instruction set.

- There is also assembly-to-machine-language translator for the microprocessor, a program commonly referred to as the **assembler**.
- Suppose we have a program will add two numbers (5 and 7) and store the sum in memory.
- I can write this program in machine code, assembly language, or in a high-level language like C.

• Suppose we have a program will add two numbers (5 and 7) and store the sum in memory. Here is a **C** program:



• I can run the C compiler to translate this into both assembly language and machine code.

**cl** runs the Microsoft Compiler and Linker – It normally creates .obj and **.exe** files; **/FAc** is the compiler switch to output assembly language and machine code; **/FA** outputs assembly language only

x86 Native Tools Command Prompt for VS 2019 C:\2020F\ctec1332\src cl /FAc add.c Microsoft (R) C/C++ Ostimizing Compiler Version 19.24.28316 for x86 Copyright (C) Microsoft Corporation. All rights reserved. add.c Microsoft (R) Incremental Linker Version 14.24.28316.0 Copyright (C) Microsoft Corporation. All rights reserved. /out:add.exe add.obj C:\2020F\ctec1332\src>dir add.\* Volume in drive C is Windows Volume Serial Number is C65F-C783 Directory of C:\2020F\ctec1332\src 744 add.asm 07/29/2020 12:09 PM 92 add.c 07/28/2020 05:06 PM (from /FAc switch) 967 add.cod 07/29/2020 12:09 PM 79,872 add.exe 07/29/2020 12:09 PM 608 add.obj 12:09 PM 07/29/2020

82.283 bytes

Assembly language listing (from /FA switch)

C source code (saved by Notepad++)

Machine language + assembly language listing

Windows (32-bit) executable ("application")

Object file ("relocatable" machine code)

5 File(s)

• Here is (part of) the translation output that shows the correspondence between all three languages:

| Line 6 is "x = 5"       |   |   |
|-------------------------|---|---|
| 00006 c7 45 f8 05 00    |   |   |
| 00 00                   | mov   | DWORD PTR _x\$[ebp], 5  |
| Line 7 is "y = 7"       |   |   |
| 0000d c7 45 fc 07 00    |   |   |
| 00 00                   | mov   | DWORD PTR _y\$[ebp], 7  |
| Line 8 is $"z = x + y"$ |   |   |
| 00014 8b 45 fc          | mov   | <pre>eax, DWORD PTR _y\$[ebp]</pre>   |
| 00017 03 45 f8          | add   | <pre>eax, DWORD PTR _x\$[ebp]</pre>   |
| 0001a 89 45 f4          | mov   | DWORD PTR _z\$[ebp], eax  |
|                         | Line 6 is "x = 5"<br>00006 c7 45 f8 05 00<br>00 00<br>Line 7 is "y = 7"<br>0000d c7 45 fc 07 00<br>00 00<br>Line 8 is "z = x + y"<br>00014 8b 45 fc<br>00017 03 45 f8<br>0001a 89 45 f4 | Line 6 is "x = 5"<br>00006 c7 45 f8 05 00<br>00 00 mov<br>Line 7 is "y = 7"<br>0000d c7 45 fc 07 00<br>00 00 mov<br>Line 8 is "z = x + y"<br>00014 8b 45 fc mov<br>00017 03 45 f8 add<br>0001a 89 45 f4 mov |

#### Machine Code and Assembly Language (32-bit)



• If I compile in **64-bit** mode, from a "x64 Native Tools Command Prompt" the code is slightly different:

| ; | Line 6   |           |    |    |    |     |                                    |
|---|----------|-----------|----|----|----|-----|------------------------------------|
|   | 00004 c7 | 04        | 24 | 05 | 00 |     |                                    |
|   | 00       | 00        |    |    |    | mov | DWORD PTR x\$[rsp], 5              |
| ; | Line 7   |           |    |    |    |     |                                    |
|   | 0000b c7 | 44        | 24 | 04 | 07 |     |                                    |
|   | 00       | 00        | 00 |    |    | mov | DWORD PTR y\$[rsp], 7              |
| ; | Line 8   |           |    |    |    |     |                                    |
|   | 00013 8b | 04        | 24 |    |    | mov | <pre>eax, DWORD PTR x\$[rsp]</pre> |
|   | 00016 8b | 4c        | 24 | 04 |    | mov | <pre>ecx, DWORD PTR y\$[rsp]</pre> |
|   | 0001a 03 | c8        |    |    |    | add | ecx, eax                           |
|   | 0001c 8b | <b>c1</b> |    |    |    | mov | eax, ecx                           |
|   | 0001e 89 | 44        | 24 | 08 |    | mov | DWORD PTR z\$[rsp], eax            |

#### Machine Code and Assembly Language (64-bit)



• If I compile on Linux (64-bit), the code is slightly different than the Windows version.

Run the GNU C Compiler on add.c; the output (executable) file is **add**.

```
enterprise2:~/src$ gcc -o add add.c
enterprise2:~/src$ file add The file command reports on the contents of a file
add: ELF 64-bit LSB executable, x86-64, version 1 (SYSV), dynamically linked (us
es shared libs), for GNU/Linux 2.6.18, not stripped
enterprise2:~/src$ ls -l add
-rwxrwxr-x. 1 mboldin mboldin 6293 Jul 29 13:40 add*
enterprise2:~/src$ gcc -g -o add add.c
enterprise2:~/src$ objdump -M intel -Stx add > add.dump
```

Recompile, with debug information (**-g** switch), then run **objdump** and capture the output into a text file.

#### Machine Code and Assembly Language (64-bit Linux)







Microprocessor Unit

nc